


FIGURES FOR CHAPTER 7

MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES



This chapter in the book includes:

- Objectives
- Study Guide
- 7.1 Multi-Level Gate Circuits
- 7.2 NAND and NOR Gates
- 7.3 Design of Two-Level Circuits Using NAND and NOR Gates
- 7.4 Design of Multi-Level NAND and NOR Gate Circuits
- 7.5 Circuit Conversion Using Alternative Gate Symbols
- 7.6 Design of Two-Level, Multiple-Output Circuits
- 7.7 Multiple-Output NAND and NOR Circuits
- Problems

**Click the mouse to move to the next page.
Use the ESC key to exit this chapter.**




Figure 7-1: Four-Level Realization of Z







Figure 7-2: Three-Level Realization of Z



$$f = a'c'd + bc'd + bcd' + acd'$$

Figure 7-3




Figure 7-4




Figure 7-5




Figure 7-6






Figure 7-7



(a) 3-input NAND gate




(b) NAND gate equivalent




(c) n-input NAND gate


Figure 7-8: NAND Gates



(a) 3-input NOR gate




(b) NOR gate equivalent



(c) n-input NOR gate

Figure 7-9: NOR Gates



Section 7.2, p. 184








Figure 7-10: NAND Gate Realization of NOT, AND, and OR






$$F = A + BC' + B'CD \quad (7-13)$$



$$F = A + (B' + C)' + (B + C' + D)'' \quad (7-16)$$



$$F = [A' \cdot (BC)'] \cdot (B'CD)'' \quad (7-14)$$




$$F = [A' \cdot (B' + C) \cdot (B + C' + D)'] \quad (7-15)$$


Figure 7-11a:
Eight Basic Forms for
Two-Level Circuits



$$F = (A + B + C)(A + B' + C') \quad (7-18)$$



$$F = (A'B'C') \cdot (A'BC)' \cdot (A'CD)'' \quad (7-21)$$



$$F = [(A + B + C)' + (A + B' + C')' + (A + C' + D)]'' \quad (7-19)$$







Figure 7-11b:
Eight Basic Forms for
Two-Level Circuits


$$F = (A'BC' + A'BC + A'CD)'' \quad (7-20)$$






$$F = [(ab)'] + (cd)'] + e]' = abcde'$$

Section 7.3, p. 187




(a) Before transformation




(b) After transformation

Figure 7-12: AND-OR to NAND-NAND Transformation



(a) AND-OR network



(b) NAND network


Figure 7-13: Multi-Level Circuit Conversion to NAND Gates

©2004 Brooks/Cole



Section 7.5, p. 189






$$AB = (A' + B')'$$

(a) AND




$$A + B = (A'B')'$$

(b) OR



$$(AB)' = A' + B'$$


(c) NAND




$$(A + B)' = A'B'$$

(d) NOR


Figure 7-14: Alternative Gate Symbols



(a) NAND gate network




(b) Alternate form for NAND gate network



(c) Equivalent AND-OR network


Figure 7-15:
NAND Gate Circuit
Conversion






(a) Circuit with OR and AND gates


Figure 7-16: Conversion to NOR Gates



(b) Equivalent circuit with NOR gates




(a) AND-OR network






(b) First step in NAND conversion

**Figure 7-17:
Conversion of AND-OR
Circuit to NAND Gates**



(c) Completed conversion



$$F_1(A, B, C, D) = \sum m(11, 12, 13, 14, 15)$$

$$F_2(A, B, C, D) = \sum m(3, 7, 11, 12, 13, 15)$$

$$F_3(A, B, C, D) = \sum m(3, 7, 12, 13, 14, 15)$$

Figure 7-18: Karnaugh Maps for Equations (7-22)








Figure 7-19:
Realization of Equations
(7-22)






Figure 7-20: Multiple-Output Realization of Equations (7-22)

$$f_1 = \sum m(2, 3, 5, 7, 8, 9, 10, 11, 13, 15)$$

$$f_2 = \sum m(2, 3, 5, 6, 7, 10, 11, 14, 15)$$

$$f_3 = \sum m(6, 7, 8, 9, 13, 14, 15)$$






Figure 7-21




(a) Best solution




(b) Solution requires an extra gate

Figure 7-22






(a) Solution with maximum number of common terms requires 8 gates, 26 inputs




(b) Best solution requires 7 gates, 18 inputs and has no common terms

Figure 7-23



(a) Network of AND and OR gates



(b) NOR network

Figure 7-24:
Multi-Level Circuit
Conversion to
NOR Gates