


FIGURES FOR CHAPTER 15

REDUCTION OF STATE TABLES STATE ASSIGNMENT

This chapter in the book includes:

- Objectives
 - Study Guide
 - 15.1 Elimination of Redundant States
 - 15.2 Equivalent States
 - 15.3 Determination of State Equivalence Using an Implication Table
 - 15.4 Equivalent Sequential Circuits
 - 15.5 Incompletely Specified State Tables
 - 15.6 Derivation of Flip-Flop Input Equations
 - 15.7 Equivalent State Assignments
 - 15.8 Guidelines for State Assignment
 - 15.9 Using a One-Hot State Assignment
- Problems



Click the mouse to move to the next page.
Use the ESC key to exit this chapter.

Table 15-1: State Table for Sequence Detector

Input Sequence	Present State	Next State		Present Output	
		X = 0	X = 1	X = 0	X = 1
reset	A	B	C	0	0
0	B	D	E	0	0
1	C	F	G	0	0
00	D	H	I	0	0
01	E	J	K	0	0
10	F	L	M	0	0
11	G	N	P	0	0
000	H	A	A	0	0
001	I	A	A	0	0
010	J	A	A	0	1
011	K	A	A	0	0
100	L	A	A	0	1
101	M	A	A	0	0
110	N	A	A	0	0
111	P	A	A	0	0



Table 15-2. State Table for Sequence Detector

Present State	Next State		Present Output	
	X = 0	X = 1	X = 0	X = 1
A	B	C	0	0
B	D	E	0	0
C	F	G	0	0
D	H	I	0	0
E	J	K	0	0
F	L	M	0	0
G	N	P	0	0
H	A	A	0	0
I	A	A	0	0
J	A	A	0	1
K	A	A	0	0
L	A	A	0	1
M	A	A	0	0
N	A	A	0	0
P	A	A	0	0




Present State	Next State		Output	
	$X = 0$	$X = 1$	$X = 0$	$X = 1$
A	B	C	0	0
B	D	E	0	0
C	E	D	0	0
D	H	H	0	0
E	J	H	0	0
H	A	A	0	0
J	A	A	0	1

(a)

Figure 15-1a: Reduced State Table for Sequence Detector





(b)

Figure 15-1b: Reduced State Graph for Sequence Detector






Figure 15-2

Table 15-3.

Present State	Next State		Present Output
	$X = 0$	$X = 1$	
<i>a</i>	<i>d</i>	<i>c</i>	0
<i>b</i>	<i>f</i>	<i>h</i>	0
<i>c</i>	<i>e</i>	<i>d</i>	1
<i>d</i>	<i>a</i>	<i>e</i>	0
<i>e</i>	<i>c</i>	<i>a</i>	1
<i>f</i>	<i>f</i>	<i>b</i>	1
<i>g</i>	<i>b</i>	<i>h</i>	0
<i>h</i>	<i>c</i>	<i>g</i>	1




Figure 15-3:
Implication Chart
for Table 15-3



b	d-f c-h						
c	X	X					
d	c-e	a-f e-h	X				
e	X	a-d	X	X			
f	X	e-f b-d	X	e-f a-b	X		
g	b-d c-h	X	a-b e-h	X	X	X	
h	X	c-e d-g	X	a-g	e-f b-g	X	X
	a	b	c	d	e	f	g

**Figure 15-4:
Implication Chart
After First Pass**



d-f e-h							
	a-f e-h						
		a-f e-h					
			a-f e-h				
				a-f e-h			
					a-f e-h		
						a-f e-h	
							a-f e-h
a	b	c	d	e	f	g	h

Figure 15-5:
Implication Chart
After Second Pass



Table 15-4.

Present State	Next State		Output
	$X = 0$	$X = 1$	
<i>a</i>	<i>a</i>	<i>c</i>	0
<i>b</i>	<i>f</i>	<i>h</i>	0
<i>c</i>	<i>c</i>	<i>a</i>	1
<i>f</i>	<i>f</i>	<i>b</i>	1
<i>g</i>	<i>b</i>	<i>h</i>	0
<i>h</i>	<i>c</i>	<i>g</i>	1

		N_1	
$X=0$	$X=1$	$X=0$	$X=1$
A	B	A	0
B	C	D	1
C	A	C	1
D	C	B	0




Figure 15-6a: Graphs for Equivalent Circuits



	$X=0$	N_2	$X=0$	1
S_0		1		1
S_1	S_3	S_1	0	1
S_2	S_3	S_0	0	0
S_3	S_0	S_2	0	0
	S_2	S_3	0	1




Figure 15-6b: Graphs for Equivalent Circuits

	A	B	C	D
S_0	X	C-S ₃ D-S ₁	A-S ₃ C-S ₁	X
S_1	B-S ₃ A-S ₀	X	X	C-S ₃ B-S ₀
S_2	B-S ₀ A-S ₂	X	X	C-S ₀ B-S ₂
S_3	X	C-S ₂ D-S ₃	A-S ₂ C-S ₃	X

(a)

	A	B	C	D
S_0	X	C-S ₃ D-S ₁	A-S₃ C-S₁	X
S_1	B-S₃ A-S ₀	X	X	C-S ₃ B-S ₀
S_2	B-S ₀ A-S ₂	X	X	C-S₀ B-S₂
S_3	X	C-S₂ D-S ₃	A-S ₂ C-S ₃	X

(b)

Figure 15-7: Implication Tables for Determining Circuit Equivalence




Figure 15-8

Table 15-5. Incompletely Specified State Table

	$X=0$	1	0	1	$X=0$	1	0	1
S_0	-	S_1	-	-	S_0	S_1	(0)	-
S_1	S_2	S_3	-	-	S_1	S_3	(1)	-
S_2	S_0	-	0	-	S_2	(S_1)	0	-
S_3	S_0	-	1	-	S_3	(S_3)	1	-

(a)

(b)

$$S_0 \equiv S_2, S_1 \equiv S_3$$

(c)


	$X=0$	1	0	1
S_0	S_0	S_1	0	-
S_1	S_0	S_1	1	-




Table 15-6.

(a) state table			(b) transition table		
	$X=0$	$X=1$	ABC	$A^+B^+C^+$	Z
S_0	S_1	S_2	000	110	0
S_1	S_3	S_2	110	111	0
S_2	S_1	S_4	001	110	0
S_3	S_5	S_2	111	101	0
S_4	S_1	S_6	011	110	0
S_5	S_5	S_2	101	101	1
S_6	S_1	S_6	010	110	0






$$A^+ = D_A = X'$$



$$B^+ = D_B = X'C' + A'C + A'B$$





$$C^+ = D_C = A + XB'$$

Figure 15-9a: Next-State Maps for Table 15-6


(a) Derivation of D flip-flop input equations





$$J_A = X'$$

$$K_A = X$$



$$J_B = X'A' + A'C$$

$$K_B = AC + XA$$

Figure 15-9b: Next-State Maps for Table 15-6

(b) Derivation of J-K flip-flop input equations


Table 15-7.

(a) state table


P.S.	Next State	Outputs (Z_1Z_2)
	$X_1X_2 =$	$X_1X_2 =$
	00 01 11 10	00 01 11 10
S_0	$S_0 S_0 S_1 S_1$	00 00 01 01
S_1	$S_1 S_3 S_2 S_1$	00 10 10 00
S_2	$S_3 S_3 S_2 S_2$	11 11 00 00
S_3	$S_0 S_3 S_2 S_0$	00 00 00 00

(b) transition table


A^+B^+	Outputs (Z_1Z_2)
	$X_1X_2 =$
AB	00 01 11 10
00	00 00 01 01
01	01 10 11 01
11	10 10 11 11
10	00 10 11 00




$$D_A = A^+ = X_2B + AB + X_2A$$



$$D_B = B^+ = X_1A' + X_2A'B + X_1B + X_1X_2$$




$$Z_1 = X_2A'B + X_1'AB$$




$$Z_2 = X_1A'B' + X_1'AB$$

Figure 15-10:
Next-State Maps
for Table 15-7






$$R_A = X_2B'$$



$$R_B = X_1X_2 + X_1A$$



$$S_B = X_1X_2 + X_1A'$$


Figure 15-11: Derivation of S-R Equations for Table 15-7

©2004 Brooks/Cole




Table 15-8. State Assignments for 3-Row Tables

	1	2	3	4	5	6	7	...	19	20	21	22	23	24
S_0	00	00	00	00	00	00	01	...	11	11	11	11	11	11
S_1	01	01	10	10	11	11	00		00	00	01	01	10	10
S_2	10	11	01	11	01	10	10		01	10	00	10	00	01




(a) Circuit A




(b) Circuit B
 (identical to A except
 leads to flip-flop Q_k are crossed)

Figure 15-12: Equivalent Circuits Obtained by Complementing Q_k



(a) Circuit A



(b) Circuit B
 (identical to A except for
 connections to flip-flop Q_k)

Figure 15-13: Equivalent Circuits Obtained by Complementing Q_k

Table 15-9.

Assignments			Present State	Next State	Output
A_3	B_3	C_3			
00	00	11	S_1	$X = 0$	0
01	10	10	S_2	S_3	1
10	01	01	S_3	S_1	0
			S_2	S_2	1

Assignment "A"

$$J_1 = XQ_2'$$

$$K_1 = X'$$

$$J_2 = X'Q_1$$

$$K_2 = X$$

$$Z = X'Q_1 + XQ_2$$

Assignment "B" Assignment "C"

$$J_2 = XQ_1'$$

$$K_2 = X'$$

$$J_1 = X'Q_2$$

$$K_1 = X$$

$$Z = X'Q_2 + XQ_1$$

$$D_1 = XQ_2'$$

$$D_2 = X'(Q_1 + Q_2)$$

$$D_2 = XQ_1'$$

$$D_1 = X'(Q_2 + Q_1)$$

$$D_1 = X' + Q_2'$$

$$D_2 = X + Q_1Q_2$$

Flip-Flop Input Equations

**Table 15-10. Nonequivalent Assignments
for 3 and 4 States**

States	3-State Assignments			4-State Assignments		
	1	2	3	1	2	3
<i>a</i>	00	00	00	00	00	00
<i>b</i>	01	01	11	01	01	11
<i>c</i>	10	11	01	10	11	01
<i>d</i>	---	--	--	11	10	10


Table 15-11. Number of Distinct (Nonequivalent) State Assignments

No. of States	Minimum No. of State Variables	No. of Distinct Assignments
2	1	1
3	2	3
4	2	3
5	3	140
6	3	420
7	3	840
8	3	840
9	4	10,810,800
⋮	⋮	⋮
16	4	$\approx 5.5 \times 10^{10}$




ABC	X = 0	1	0	1
000	S ₀	S ₁	0	0
110	S ₁	S ₃	0	0
001	S ₂	S ₁	0	0
111	S ₃	S ₅	0	0
011	S ₄	S ₁	0	0
101	S ₅	S ₅	1	0
010	S ₆	S ₁	0	1

(a) state table



(b) Assignment maps

Figure 15-14b



Adjacent because $S_0, S_2, S_4,$ and S_6 have adjacent assignments

Adjacent because S_3 and S_5 have adjacent assignments

(a) Next-state maps for Figure 15-14

Figure 15-15a: Next-State Maps for Figure 15-14



	00	01	11	10
00	1	X	X	0
01	1	1	0	0
11	1	1	0	0
10	1	1	0	0

$$A^+ = D_A = X'$$

These pairs are adjacent because S_2 and S_5 have adjacent assignments

	00	01	11	10
00	1	X	X	1
01	1	0	0	1
11	1	0	0	1
10	1	1	0	1

$$B^+ = D_B = X'C' + A'C + A'B$$


	00	01	11	10
00	0	X	X	1
01	0	1	1	1
11	0	1	1	0
10	0	1	1	0

$$C^+ = D_C = A + XB'$$

(b) Next-state maps for Figure 15-14 (cont.)

Figure 15-15b: Next-State Maps for Figure 15-14






(a)

	$X = 0$	$X = 1$
a	a	c
b	d	f
c	c	a
d	d	b
e	b	f
f	c	e

(b)



(c)

Figure 15-16: State Table and Assignments



Table 15-12. Transition table for Figure 15-16(a)

$Q_1 Q_2 Q_3$	$Q_1^+ Q_2^+ Q_3^+$		$X = 0$	$X = 1$
	$X = 0$	$X = 1$		
1 0 0	1 0 0	0 0 0	0	0
1 1 1	0 1 1	0 1 0	0	1
0 0 0	0 0 0	1 0 0	0	0
0 1 1	0 1 1	1 1 1	0	1
1 0 1	1 1 1	0 1 0	1	0
0 1 0	0 0 0	1 0 1	1	0





Figure 15-17: Next-State and Output Maps for Table 15-12

©2004 Brooks/Cole






Figure 15-18: Partial State Graph