


FIGURES FOR CHAPTER 13


ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS



This chapter in the book includes:

- Objectives
- Study Guide
- 13.1 A Sequential Parity Checker
- 13.2 Analysis by Signal Tracing and Timing Charts
- 13.3 State Tables and Graphs
- 13.4 General Models for Sequential Circuits
- Programmed Exercise
- Problems

**Click the mouse to move to the next page.
Use the ESC key to exit this chapter.**



Section 13.1, p. 362






Figure 13-1: Block Diagram for Parity Checker




Figure 13-2: Waveforms for Parity Checker






Figure 13-3: State Graph for Parity Checker

Table 13-1: State Table for Parity Checker

(a)

Present State	Next State		Present Output
	$X = 0$	$X = 1$	
S_0	S_0	S_1	0
S_1	S_1	S_0	1

(b)

Q	Q^+		T		Z
	$X = 0$	$X = 1$	$X = 0$	$X = 1$	
0	0	1	0	1	0
1	1	0	0	1	1






Figure 13-4: Parity Checker




Figure 13-5: Moore Sequential Circuit to be Analyzed

©2004 Brooks/Cole




Figure 13-6: Timing Chart for Figure 13-5






Figure 13-7: Mealy Sequential Circuit to be Analyzed

©2004 Brooks/Cole




Figure 13-8: Timing Chart for Circuit of Figure 13-7

©2004 Brooks/Cole



		X	
		0	1
AB	00	1	0
	01	0	1
	11	0	1
	10	1	0

A^+

		X	
		0	1
AB	00	0	1
	01	0	1
	11	1	1
	10	1	1

B^+

Section 13.3, p. 368

Table 13-2. Moore State Tables for Figure 13-5

(a)

AB	A^+B^+		Z
	X=0	X=1	
00	10	01	0
01	00	11	1
11	01	11	0
10	11	01	1

(b)

Present State	Next State		Present Output(Z)
	X = 0	X = 1	
S ₀	S ₃	S ₁	0
S ₁	S ₀	S ₂	1
S ₂	S ₁	S ₂	0
S ₃	S ₂	S ₁	1






Figure 13-9: Moore State Graph for Figure 13-5

©2004 Brooks/Cole



X AB		0	1
		00	01
0	1	0	0
1	0	1	0
1	1	1	0
0	1	1	0

A⁺

X AB		0	1
		00	01
0	1	0	1
1	0	1	1
1	1	1	0
0	1	0	1

B⁺

X AB		0	1
		00	01
0	1	0	1
1	0	1	0
1	1	0	1
0	1	0	1

Z



Figure 13-10

Table 13-3. Mealy State Tables for Figure 13-7

(a)

AB	A^+B^+		Z
	$X=0$	1	
00	00	01	0
01	01	11	1
11	11	00	0
10	10	01	0

(b)

Present State	Next State		Present Output
	$X=0$	1	
S_0	S_0	S_1	0
S_1	S_1	S_2	1
S_2	S_2	S_0	0
S_3	S_3	S_1	0





Figure 13-11: Mealy State Graph for Figure 13-7





(a) With D flip-flop

Figure 13-12a: Serial Adder






Figure 13-13: Timing Diagram for Serial Adder

©2004 Brooks/Cole






Figure 13-14: State Graph for Serial Adder

Table 13-4. A State Table with Multiple Inputs and Outputs

Present State	Next State				Present Output ($Z_1 Z_2$)						
	$X_1 X_2 = 00$		$01 \ 10$		$10 \ 11$		$X_1 X_2 = 00$		$01 \ 10 \ 11$		
S_0	S_3	S_2	S_1	S_0	S_0	00	10	11	01	10	11
S_1	S_0	S_1	S_2	S_3	S_1	10	10	11	11	11	11
S_2	S_3	S_0	S_1	S_1	S_1	00	10	11	11	01	01
S_3	S_2	S_2	S_1	S_0	S_1	00	00	01	01	01	01






Figure 13-15: State Graph for Table 13-4








Figure 13-16



Read X and Z in shaded area
(before rising edge of clock).

Figure 13-16






Figure 13-17:
General Model
for Mealy Circuit
Using Clocked
D Flip-Flops






Figure 13-18: Minimum Clock Period for a Sequential Circuit




Figure 13-19: General Model for Moore Circuit Using Clocked D Flip-Flops

Table 13-5. State Table with Multiple Inputs and Outputs

Present State	Next State			Present Output (Z)				
	X = 0	1	2	3	X = 0	1	2	3
S ₀	S ₃	S ₂	S ₁	S ₀	0	2	3	1
S ₁	S ₀	S ₁	S ₂	S ₃	2	2	3	3
S ₂	S ₃	S ₀	S ₁	S ₁	0	2	3	1
S ₃	S ₂	S ₂	S ₁	S ₀	0	0	1	1

