

Platform IO DMA Transaction Acceleration

ICS/CACHES

Steen Larsen (steen.larsen@intel.com)

Ben Lee (benl@eecs.oregonstate.edu)

June 4 2011


Outline

- Introduction & Motivation
- Background
- Proposal
- Experiments & Analysis
- Related & Future work


10,000 foot view of IO


IO growth is not matching CPU and memory bandwidth growth.

- Multi-core processors (CMP, SMT)
- NUMA




Typical platform configuration and IO interface






Legacy TX




Critical path latency (10GbE 64B)


Latency breakdown summary



IO transmit breakdown (10GbE 64B)




PCIe bandwidth utilization




Basic proposal claims


Factor	Measurement unit	Descriptor DMA	iDMA	Estimated Improvement	Comment/justification
Latency	microseconds to send a TCP/IP message between two systems	8.8	7.38	16%	Descriptors are no longer latency critical
Bandwidth- per-pin	Gbps per serial lane link	2.5	2.67	17%	Descriptors no longer consume chip-to-chip bandwidth



Proposed TX




iDMA internals




Related work

Memory coherent IO


Sun Niagara2



DNIC vs INIC (TX 32 connections)



INIC vs DNIC (RX with 32 Connections)



Factor	Measurement unit	Descriptor DMA	iDMA	Estimated Improvement	Comment/justification
Latency	microseconds to send a TCP/IP message between two systems	8.8	7.38	16%	Descriptors are no longer latency critical
Bandwidth-per-pin	Gbps per serial lane link	2.5	2.67	17%	Descriptors no longer consume chip-to-chip bandwidth
Bandwidth scalability	Not quantifiable				Reduced silicon area and power
Power efficiency	Normalized core power (maximum)	100%	29%	71%	Power reduction due to more efficient core allocation of IO
Quality of service	Nanoseconds to control connection priority from software perspective	600	50	92%	Round trip latency to queuing control reduced from PCIe to system memory
Multiple IO complexity	Die cost reduction	100%	<50%	>50%	Silicon, power regulation and cooling cost reduction of multiple IO controllers into a single iDMA instance
Security		na	na	na	not quantifiable

Thank you!

Questions?